Attorney Docket No. 0756-2203

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:)	Group Art Unit: 2815
Shunpei YAMAZAKI)	Examiner: J. Jackson, Jr.
Serial No. 09/583,087)	CERTIFICATE OF MAILING I hereby certify that this correspondence is
Filed: February 1, 2000)	being deposited with the United States Postal Service with sufficient postage as First Class
For: ELECTRO-OPTICAL DEVICE AND)	Mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450,
METHOD FOR MANUFACTURING)	Alexandria, VA 22313-1450, on September 19, 2005.
THE SAME	•	adelin Stamper
		· · · · · · · · · · · · · · · · · · ·

INFORMATION DISCLOSURE STATEMENT

Honorable Commissioner of Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

In accordance with the provisions of 37 C.F.R. 1.56 and 37 C.F.R. 1.97-1.99, Applicant submits herewith a Form PTO-1449 listing information known to Applicant and requests that this information be made of record in the above identified application. Copies are submitted herewith in accordance with 37 C.F.R. 1.98(a).

An English Abstract of JP 54-154992 accompanied the Information Disclosure Statement filed November 2, 2001. A full English translation is submitted herewith. The Examiner is directed to page 4, lines 6-9 of the English translation.

JP 58-088787 was recently cited by the Japanese Patent Office against a counterpart Japanese application.

The remaining references were submitted to the Japanese Patent Office in connection with the features of "the analog switch" and "the CMOS transmission gate." In particular, the *Semiconductor Handbook*, *Basic Circuit of Analog Switch*, describes an analog switch circuit using the CMOS transmission gate shown in Fig. 11.65(d). The

analog switch circuit of Fig. 11.65(d) drives the switch consisting of Tr3 and Tr4, by providing a pair of gate pulses each of which has opposite polarity to the other. The pair of gate pulses are provided by inputting the gate input pulse to the inverter circuit consisting of Tr1 and Tr2. English translations of the drawings of the reference are shown on the copy of the reference by manuscript.

This Information Disclosure Statement is being submitted with an RCE. Therefore, no fee is required.

The Commissioner is hereby authorized to charge fees under 37 C.F.R. §§1.16, 1.17, 1.20(a), 1.20(b), 1.20(c), and 1.20(d) (except the Issue Fee) which may be required now or hereafter, or credit any overpayment to Deposit Account No. 50-2280. A duplicate copy of this sheet is attached.

Respectfully submitted,

Eric J. Robinson

Reg. No. 38,285

Robinson Intellectual Property Law Office, P.C. PMB 955 21010 Southbank Street Potomac Falls, Virginia 20165

(571) 434-6789

Approved for use through 10/31/2002. OMB 0651-0031 U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

	Substitute	o for form 1449A/PTO			Complete if Known				
1	START.	RMATION I	DISC	OSTIDE	Application Number	09/583,087			
\$					Filing Date	February 1, 2000			
1	(use as many sheets as necessary)				First Named Inventor	Shunpei YAMAZAKI			
ı					Group Art Unit	2815			
Į	at the second se		Examiner Name	J. Jackson, Jr.					
1	Sheet	1	of	1	Attorney Docket Number	0756-2203			

U.S. PATENT DOCUMENTS									
Examiner Initials*	Cite No. ¹	U.S. Pate	ent Document	Name of Patentee or Applicant of Cited	Date of Publication of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear			
		Number	Kind Code ² (if known)	Document	MM-DD-YYYY				
	T			-					
				, "					
	,								

				Ţ.	FOREIGN PATENT DO	CUMENTS			
Examiner Initials*	Cite No.	Office ³	Foreign Patent Do	Kind Code ⁵ (if known)	Name of Patentee or Applicant of Cited Docume	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T⁵	
	İ	JP	58-08878	7	<u> </u>	05/26/1983		Full	
	1	JP	54-15499	2		12/16/1979		Full	
		JP	64-01071			01/13/1989		Abst.	
		JP	01-23673		-	09/21/1989		Abst.	
		JP	02-06781			03/07/1990		Abst.	
	1		0.	THER PRIO	R ART – NON PATENT L	TERATURE DOCUMENT	rs		
Examiner Cite Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.)., date, page(s), volume-issue number(s), publisher, city and/or country where published.							T ²		
	H. YANAI, 3.3.2 Basic Circuit of Analog Switch, Semiconductor Handbook, 2 nd Edition, Pages 842-843, 1977.						Concise Statement		
		1							

Examiner		Date		
Signature		Considered		

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.